NXP Semiconductors /MIMXRT1052 /IOMUXC /SW_MUX_CTL_PAD_GPIO_B0_10

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_B0_10

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LCD_DATA06 of instance: lcdif

1 (ALT1): Select mux mode: ALT1 mux port: QTIMER4_TIMER1 of instance: qtimer4

2 (ALT2): Select mux mode: ALT2 mux port: FLEXPWM2_PWMA02 of instance: flexpwm2

3 (ALT3): Select mux mode: ALT3 mux port: SAI1_TX_DATA03 of instance: sai1

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO10 of instance: flexio2

5 (ALT5): Select mux mode: ALT5 mux port: GPIO2_IO10 of instance: gpio2

6 (ALT6): Select mux mode: ALT6 mux port: SRC_BOOT_CFG06 of instance: src

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_B0_10

Links

() ()